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A recently developed high-speed digital
correlator is especially well suited for pro-
cessing readings of a passive microwave po-
larimeter. This circuit computes the auto-
correlations of, and the cross-correlations
among, data in four digital input streams
representing samples of in-phase (I) and
quadrature (Q) components of two inter-
mediate-frequency (IF) signals, denoted A
and B, that are generated in heterodyne re-
ception of two microwave signals.  
The IF signals arriving at the correlator
input terminals have been digitized to
three levels (-1,0,1) at a sampling rate up to
500 MHz. Two bits (representing sign and
magnitude) are needed to represent the
instantaneous datum in each input chan-
nel; hence, eight bits are needed to repre-
sent the four input signals during any given
cycle of the sampling clock. The accumu-
lation (integration) time for the correla-
tion is programmable in increments of 28
cycles of the sampling clock, up to a maxi-
mum of 224 cycles.
The basic functionality of the correla-
tor is embodied in 16 correlation slices,
each of which contains identical logic cir-
cuits and counters (see figure). The first
stage of each correlation slice is a logic
gate that computes one of the desired cor-
relations (for example, the autocorrela-
tion of the I component of A or the nega-
tive of the cross-correlation of the I
component of A and the Q component of
B). The sampling of the output of the
logic gate output is controlled by the sam-
pling-clock signal, and an 8-bit counter in-
crements in every clock cycle when the
logic gate generates output. The most sig-
nificant bit of the 8-bit counter is sampled
by a 16-bit counter with a clock signal at 2-
8 the frequency of the sampling clock.
The 16-bit counter is incremented every
time the 8-bit counter rolls over.
The correlator is designed for use with
a microprocessor. The microprocessor
controls the function of the correlator,
sets the desired integration time by writ-
ing appropriate values to registers in the
correlator, and reads the correlation out-
puts as described next. At the end of the
integration period, the contents of the
16-bit counter are copied to a 16-bit
buffer, and the 16-bit counter is cleared
to begin a new accumulation cycle. At
the same time, the correlator generates a
signal to indicate, to the microprocessor,
that new correlation data are available.
The correlator and the microprocessor
communicate via a simple 3.3-V bus-ori-
ented interface, such that from the per-
spective of the microprocessor, the cor-
relator acts much like a small
random-access memory containing 32
16-bit words.  Hence, the microprocessor
reads the correlation-slice buffers by sup-
plying five-bit addresses to select the
buffers as a group of memory locations.
The correlator has been imple-
mented as a complementary metal
oxide/semiconductor (CMOS) inte-
grated circuit, following 0.35-µm radia-
tion tolerant design rules. The main ad-
vantage of this high-speed digital
correlator over prior ones is ultralow-
power dissipation: whereas a previous
high-speed digital correlator dissipates a
power of about 10 W (and processes only
two input data streams), this correlator
dissipates a power of 2 mW or less, the
exact value depending on the sampling
rate. To achieve such ultralow-power
operation a logic level of only 0.5 V is
used, necessitating the use of special
signal-conditioning circuits.
This work was done by Jeffrey R. Piepmeier of
Goddard Space Flight Center and K. Joseph
Hass of the University of Idaho. Further infor-
mation is contained in a TSP (see page 1).
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This circuit overcomes disadvantages of prior digital correlators.
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A Correlation Slice is one of 16 identical units that embody the basic functionality of the high-speed,
ultralow-power digital correlator.
Grounding Headphones for Protection Against ESD
John F. Kennedy Space Center, Florida
A simple alternative technique has
been devised protecting delicate equip-
ment against electrostatic discharge
(ESD) in settings in which workers wear
communication headsets. In the original
setting in which the technique was de-
vised, the workers who wear the headsets
also wear anti-ESD grounding straps on
their wrists. The alternative technique
eliminates the need for the wrist ground-
ing straps by providing for grounding
through the headsets. In place of the
electrically insulating foam pads on the
headsets, one installs pads made of elec-
trically conductive foam like that com-
monly used to protect electronic compo-
nents. Grounding wires are attached to
the conductive foam pads, then possibly
to the shielding cable which may be
grounded to the backshell on the con-
nector. The efficacy of this technique in
protecting against ESD has been verified
in experiments. The electrical resistance
of the pads is a few megohms — about
the same as that of a human body be-
tween the fingers of opposite hands and,
hence, low enough for grounding. The
only drawback of the technique is that
care must be taken to place the foam
pads in contact with the user’s skin: any
hair that comes between the foam pads
and the skin must be pushed aside be-
cause hair is electrically insulating and
thus prevents adequate grounding.
This work was done by John Peters and
Robert C. Youngquist of Kennedy Space
Center. For further information, contact the
Kennedy Commercial Technology Office at
321-867-1463. KSC-12295
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